

WHAT IS CLAIMED IS:

Claim 1:

1 An apparatus for collecting high-speed processor interconnect signals over a
2 period of time sufficient for steady state effects to become manifest in as system under
3 test, said apparatus comprising:

4 an input channel circuit for receiving all activity on a high speed processor
5 interconnect in a system under test,

6 a preview pipeline circuit connected to monitor said input channel for capturing
7 all occurrences of said high-speed processor interconnect signals at processor speed,

8 a trigger circuit maintaining a predetermined trigger value to compare against
9 said all occurrences, and to trigger identification all of said high-speed processor
10 interconnect signals associated with each appearance of a trigger signal equivalent to
11 said predetermined trigger value in said occurrences captured by said pipeline circuit
12 and to pass each instance of said occurrences which are associated with a said
13 appearance of a trigger signal as a word on to a compaction circuit,

14 a time stamp generating circuit for generating a time stamp value signal for each
15 said occurrence and associating a one of said time stamp values associated with a one
16 of said each occurrences,

17 said compaction circuit for eliminating any wasted space within said word and
18 passing compacted sets of such words as an entry signal on to a high speed FIFO
19 memory at said bus processor speed, each of said words in said compacted set of words
20 being passed with an associated time stamp value signal,

21 said high speed FIFO memory operating at said high-speed processor
22 interconnect speed for receiving said entry signals at said high-speed processor
23 interconnect speed and for providing that each of said entry signals is associated with a
24 said associated one of said time stamp value signals, and for providing a said entry and
25 its said associated time stamp value signals to an output channel.

Claim 2:

1 2. The apparatus of claim 1, further comprising; a collector computer system
2 having a channel connected to receive said entry signals from said output channel and
3 to store them in a main memory for later spooling to a permanent memory system.

Claim 3:

1 3. Apparatus as set forth in claim 2 wherein a console is associated with said
2 collector computer system and wherein said console provides a user interface by
3 which said trigger can be set to at least one trigger value as desired by a user at said
4 console.

Claim 4:

1 4. Apparatus as set forth in claim 3 wherein said trigger set to at least one trigger
2 value as desired includes trigger values corresponding to address range values in said
3 system under test.

Claim 5:

1 5. Apparatus as set forth in claim 3 wherein said trigger set to at least one trigger
2 value as desired includes trigger values corresponding to address/function values in said
3 system under test.

Claim 6:

1 6. Apparatus as set forth in claim 3 wherein said trigger set to at least one trigger
2 value as desired includes trigger values corresponding to processor ID values in said
3 system under test.

Claim 7:

1 7. Apparatus as set forth in claim 3 wherein said trigger set to at least one trigger
2 value as desired includes pulse occurrences on identified lines of said input channel.

Claim 8:

- 1 8. Apparatus as set forth in claim 1 wherein said input channel comprises an
2 interposer interposed between a processor on a processor bus in a computer system
3 under test and wherein said processor bus is said high-speed processor interconnect.

Claim 9:

- 1 9. Apparatus as set forth in claim 1 wherein said FIFO memory has sufficient
2 capacity for holding at least two kilo-entry signals.

Claim 10:

- 1 10. Apparatus as set forth in claim 1 wherein said FIFO memory has sufficient
2 capacity for holding between two kilo-entry and 16 kilo-entry signals.

Claim 11:

- 1 11. Apparatus as set forth in claim 1 wherein said FIFO memory has sufficient
2 capacity to handle anticipated burstiness of software in use on a system under test.

Claim 12:

- 1 12. Apparatus as set forth in claim 1 wherein said compaction circuit comprises
2 control logic settable to determine specific bytes of a word to be selected-down to.

Claim 13:

- 1 13. Apparatus as set forth in claim 1 wherein said compaction circuit passing of an
2 associated time stamp value signal with each word in an entry compacts said time
3 stamp value signals such that for each entry signals associated with each word from said
4 each entry only a predetermined one of said time stamp values is passed.

Claim 14:

1 14. A method for collecting high speed processor signals over a period of time
2 sufficient for steady state effects to be manifest in a tracing of such signals in a system
3 under test, said method comprising:

4 a. connecting to a high speed interconnect from which to receive processor
5 signals on an input channel,

6 b. receiving signals from said high speed interconnect at a clock speed
7 matching said high speed interconnect in a collector computer system,

8 c. setting up said collector computer system to receive said signals upon
9 initiation of said collector computer system, whereupon said collector computer
10 system monitors said input channel for said received signals and captures said
11 received signals as input words,

12 d. generating a time stamp value for each input word, and associating each
13 generated time stamp value with a said input word signal,

14 e. monitoring said input words for an appearance of a trigger signal, and

15 f. storing only entry word signals associated with each said appearance of a
16 trigger signal during a tracing period into a high speed FIFO memory together
17 with its associated time stamp value as entry signals.

Claim 15:

1 15. The method of claim 14 further comprising an additional step:

2 g. passing entries from said FIFO to a collector system main memory for
3 later spooling to permanent memory for study.

Claim 16:

1 16. The method of claim 14 wherein in said connecting step (a) said connection to
2 said high speed interconnect is made to a high speed processor bus and said processor
3 signals are in a bus protocol format and wherein an additional step aligns each series of
4 a bus protocol word series of signals into a single one of said entry words.

Claim 17:

- 1 17. The method of claim 14 wherein said entry word signals associated with each
2 said trigger signal comprise a predetermined number of said entry word signals
3 immediately preceding an occurrence of a trigger signal plus a predetermined number of
4 said entry word signals immediately following said an occurrence of said a trigger signal.

Claim 18:

- 1 18. The method of claim 17 wherein at least one of said predetermined numbers of
2 entry words is a zero.

Claim 19:

- 1 19. The method of claim 14 wherein said step (f) further comprises compacting said
2 entry words associated with a said trigger signal prior to said storing.

Claim 20:

- 1 20. The method of claim 19 wherein said compacting comprises inputting said entry
2 words associated with a said trigger signal into an array of select-down circuits,
3 selecting only those bytes in a said entry word predetermined to contain data of
4 interest, passing said selected down those bytes in an entry word predetermined to
5 contain data of interest into a byte stuffer as an abbreviated entry word, and stuffing
6 said abbreviated entry words into a stuffed entry word for transfer into a high speed
7 FIFO memory.

Claim 21:

- 1 21. The method of claim 20 wherein said stuffing into a stuffed entry word
2 comprises stuffing a plurality of abbreviated entry words into a stuffed entry word.